



# **ABOS-9XXC Series**

15.6", 21.5" Button-Integrated Panel PC

# **User Manual**

**Release Date Revision** 

Jun. 2024 V1.3

®2024 Aplex Technology, Inc. All Rights Reserved.

**Published in Taiwan** 

Aplex Technology, Inc.

15F-1, No.186, Jian Yi Road, Zhonghe District, New Taipei City 235, Taiwan

Tel: 886-2-82262881 Fax: 886-2-82262883 email: aplex@aplex.com URL: http://www.aplex.com

**ABOS-9XXC Series User Manual** 

# **Revision History**

Reversion	Date	Description
1.0	2024/01/19	Official Version
1.1	2024/6/15	
1.2	2024/8/10	
1.3	2024/9/24	

# Warning!

This equipment generates, uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, it may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

#### **Electric Shock Hazard**

- Do not operate the machine with its back cover removed. There are dangerous high voltages inside.
- Provide protective earthing for handling the device.

#### Disclaimer

This information in this document is subject to change without notice. In no event shall Aplex Technology Inc. be liable for damages of any kind, whether incidental or consequential, arising from either the use or misuse of information in this document or in any related materials.

## **Pressure Testing Screw Warning:**

Before deploying your ABOS series system, it is crucial to ensure that the pressure testing screw is securely tightened. This precaution is essential to prevent potential issues arising from rapid air pressure changes during transportation, particularly in air shipments with unpressurized cabins.

Note: The pressure testing screw is intentionally loosened by half a turn before shipment.

Instructions for Tightening the Pressure Testing Screw:

### **Prepare Tools:**

Obtain a 3mm hex screwdriver.

Locate the Screw:

Identify the pressure testing screw, indicated within a circle on your system.

Tighten Clockwise:

Using the 3mm hex screwdriver, tighten the pressure testing screw clockwise until it is securely in place.

Recommended Torque:

Apply a torque of 8~10 kgf-cm for optimal functionality. Caution:

Failure to tighten the pressure testing screw may lead to performance issues or damage during operation.

Note to Users:

Always check and tighten the pressure testing screw upon receiving the system, ensuring its stability before deployment. Neglecting this step may compromise the functionality of your ABOS series system. For any questions or concerns regarding this procedure, please contact APLEX Technology's customer support.



# **Table of Contents**

Revision History	
Warning!	
Disclaimer Logistic Statement	
Chapter 1	
1.1 Features	
1.2 Specifications	6
1.3 Dimensions	
1.4 Brief Description of ABOS-9XXC	P10
Chapter 2	<u> Hardware</u>
2.1 Motherboard Introduction	13
2.2 Specifications and Dimensions	13
2.3 Jumpers and Conmectors Location	າ15
Chapter 3	BIOS Setup
3.1 System Test and Installation	16
3.2 AMI BIOS Setup	
3.3 Setup Submenu: Main	
3.4 Setup Submenu: Advanced	17
3.5 Setup Submenu: System I/O	40
3.6 Setup Submenu: Security	52
3.7 Setup Submenu:Boot	57
3.8 Setup Submenu: Save&Exit	58
Chapter 4	<b>Installation of Drivers</b>
4.1 Intel®Chipset Device Software	59
4.2 Intel®VGA Chipset	62
4.3 Realtek Audio Driver	64
4.4 Intel®LAN Driver	65
Chapter 5	<b>Button Pin Setting</b>
5.1 Loosen Swing ARM Srews	69
5.2 Buttons Pin Settng	
5.3 Fix screws back	70

# **Figures**

Figure 1.1: Dimensions of ABOS-916CP(H)	9
Figure 1.2: Dimensions of ABOS-921CP(H)	9
Figure 1.3: Front View of ABOS-916CP	10
Figure 1.4: Rear View of ABOS-916CP	11
Figure 1.5: Front View of ABOS-921CP	11
Figure 1.6: Rear View of ABOS-921CP	12
Figure 2.1: Motherboard Dimensions	15
Figure 2.2: Jumpers and Connectors Locations-Board Top	15

# Chapter 1\_\_\_\_\_

# **Getting Started**

## 1.1 Features

- 15.6"/21.5" FHD TFT LCD Panel PC
- Intel® 11<sup>th</sup> Gen. (Tiger Lake-UP3) Processors
- 16:9 Widescreen with P-CAP Multi-touch Control
- Built-in Functional Buttons for Intuitive Operation
- Gap-free sealing and Slim Front Frame architecture at front bezel
- Top/Bottom Swing Arm Mounting
- IP65 Full-sealed with Anti-Corrosion Enclosure (with Swig ARM Kit)
- Available with Configurable Button Area for the installation of Hard-wired Elements
- DC 9~36V wide range power input

## 1.2 Specifications

	ABOS-916CP	ABOS-921CP		
System				
CPU	Onboard Intel® 11 <sup>th</sup> Gen (Tiger Lake-UP3) Processors:			
	Core i3-1115G4E (2C, 2.2 GHz, 15W TDP)			
	Core i5-11450	67E (4C, 1.5 GHz, 15W TDP)		
Memory	2 x SO-DIMM up to 64GB D	DR4 3200MHz (Dual Channel, Non-ECC)		
LVDS	1 x 18/	24 bit Dual Channel		
Outside IO Port				
USB	1 x US	B2.0 (Type A)-Front		
	4 x US	B 3.2(Type-A)-Rear		
	1 x USB :	3.2 GEN2 Type C-Rear		
Serial/Parallel	1 x COM (RS-23	32/422/485, default)-COM1		
	1 x COM(RS-232/422/485, support 5V/12V/RI, option)-COM2			
LAN	1 x Intel i219LM RJ45 GbE LAN			
	1 x Intel i225LM, RJ45 2.5G LAN			
Power	1 x 3-pin Phoenix Connector for DC power			
Storage Space				
Storage	1 x M.2 M-Key 2280 (PClex4) Socket for Optional PCle/NVME SSD			
Expansion				

<b>Expansion Slot</b>	1 x M.2 2230 E-Key (PClex2+USB2.0) socket for WIFI/BT and Antenna at rear		
	side (option)		
	1 x Full-size mPCle/mSATA (mSATA as default, select by BIOS)		
	1 x Nano SIM Card		

## **Functional Buttons: Supports RAFI RAFIX-22-FS Series**

For the push button extensions can be used to control the central functions of a machine or system such as emergency stop, start or stop by means of electromechanical keys and are already mounted ex factory.

Then specific ordering options are available.



#### Default Button:

- 1 x USD2.0 Type A with Cover
- 1 x Push Button/Green for START
- 1 x Push Button/Red for STOP
- 1 x Push Button/Blue for Reset
- 1 x Emergency Stop Button

### Option Button:

- 3 x Push Button/Black for Self-Defined
- 1 x Key switch

## **Display – Standard LCD**

Display Type	15.6" TFT LCD	21.5" TFT LCD	
Max. Resolution	1920 x 1080	1920 x 1080	
Max. Color	16.7M	16.7M	
Luminance (cd/m²)	500 nits	250 nits	
Contrast Ratio	1000:1	1000:1	
Viewing Angle(H/V)	178/178	178/178	
Backlight Lifetime	50,000hrs	50,000hrs	
Option	Optical bonding		
Display – High Brightness LCD (option)			
Display Type	15.6" TFT LCD	21.5" TFT LCD	
Max. Resolution	1920 x 1080	1920 x 1080	
Max. Color	16.7M	16.7M	
Luminance	1000 nits	1000 nits	

1000:1

(cd/m²) Contrast Ratio

1000:1

Viewing	170/170	174/174			
Angle(H/V)  Backlight Lifetime	50,000hrs	30 000hrs			
Option	Optical bonding				
	Touch Screen				
Туре	Projected capacitive touch screen				
Interface	USB				
Light	Projected capac	citive touch screen: over 90%			
Transmission					
Power					
Power Input	DC	9~36V onboard			
Power	MAX:34.99W	MAX:34.05W			
Consumption					
Mechanical					
Construction	Alumi	num CNC enclosure			
	Rear Hous	sing: Stainless Steel 304			
Mounting	SWING AR	RM (support CP-40 Rittal)			
IP Rating	Total IP6	5 (with Swing ARM kit)			
Bracket	Left-Right	Handle: Aluminum CNC			
(Option)	Keyboard	Holder: Aluminum CNC			
Dimension (mm)	409.9 x 341.1 x 162	545.8 x 418 x 162			
	(Without Handle and Holder)	(Without Handle and Holder)			
Net Weight(Kg)	10.23	17.5			
Environmental					
Operating	0~50°C				
temperature					
Storage	-30~70°C				
temperature					
Storage humidity	10 to 90% @ 40°C, non- condensing				
Certification	Meet CE / FCC Class A				
<b>Operating System</b>	Windows 10 IoT ENT LTSC/ Windows 11 IoT/Linux Kernel 5.15(Ubuntu				
Support	20.04/22.04)				

# 1.3 Dimensions




Figure 1.1: Dimensions of ABOS-916CP(H)




Figure 1.2: Dimensions of ABOS-921CP(H)

## 1.4 Brief Description of ABOS-9XXC Series

The ABOS-9XXC series is a state-of-the-art stainless steel panel PC featuring Intel 11th Gen (Tiger Lake-UP3) technology. With an IP65 rating, Swing ARM kits, and 15.6"/21.5" TFT LCD displays, it excels in versatility. Robust Aluminum CNC and Stainless Steel 304 construction, wide DC power input, and options for high brightness LCD and optical bonding make it adaptable for diverse environments. The series supports responsive capacitive touch, and its configurable button area enhances customization for specialized applications. Ideal for industrial and commercial setups, it seamlessly integrates cutting-edge performance with rugged design.



Figure 1.3: Front View ABOS-916CP



Figure 1.4: Rear View of ABOS-916CP



Figure 1.5: Front View ABOS-921CP



Figure 1.6: Rear View of ABOS-921CP

## 2.1 Motherboard Introduction

Standard 3.5" subcompact board developed on the basis of Intel 11<sup>th</sup> Generation Core™/Celeron Processor, which provides abundant peripheral interfaces to meet the needs of different customers. Also, it features one mPCle/mSATA, dual GbE ports, 2-COM and 4 x USB3.2 Gen 2 Ports; one HDMI, one VGA and one LVDS interface.

# 2.2 Specifications & Dimensions

Specifications			
Board Size	146mm x 107.7mm		
CPU Support	Intel® Core™ i3-1115G4E(2C/4T, 2.20GHz, up to 3.90GHz, TDP 15W) Intel® Core™ i5-1145G7E(4C/8T, 1.50GHz, up to 4.10GHz, TDP 15W)		
Chipset	SOC		
Memory Support	DDR4 up to 3200MHz, Dual Channel SODIMM x2, up to 64GB, IBECC		
Graphics	Intel <sup>®</sup> UHD Graphics Intel <sup>®</sup> Iris <sup>®</sup> Xe Graphics		
Display Mode	1 x HDMI 2.0b 2 x DP 1.4a		
Multi Display	3 Simultaneous Displays		
Wake on LAN	Yes		
BIOS	AMI UEFI		
SATA	1 x SATAIII (6.0Gbps) 1 x +5V SATA Power Connector		
Video	LVDS/ eDP x 1 (default: LVDS) eDP: up to 1080P@60Hz		
USB	2 x USB 2.0		
Serial	3 x RS232/RS422/RS485 port, (COM1, COM3, COM4) 1 x RS232/RS422/RS485 port, support 5V/12V/RI(COM2)		
Digital I/O	8-bit digital I/O 4-bit digital Input		

	4-bit digital Output
Battery	Lithium Battery 3V/240mAh
SMBus/I2C	I2C/SMBus x 1 (Default: SMBus)
SIM	Nano-SIM x 1
Audio	Support Audio via Realtek ALC897/892 audio codec Audio Interface: Line-in/Line-out/MIC 1x Audio Header
Expansion Bus	1 x Full-size mPCIe/mSATA slot (mSATA as default, , select by BIOS) M.2 M-Key 2280 x 1 (PCIe [x4]) M.2 E-Key 2230 x 1 (PCIe, USB2.0)
FAN	Smart Fan x 1
Touch Ctrl	4/5/8-wire touch controller(option)
Power Management	Wide Range DC+9V~36V (+12V option) 1 x 2-pin Phoenix connector Power supply type: AT/ATX
Switches and LED Indicators	1 x Power on/off switch 1 x Buzzer
External I/O port	4 x USB 3.2 Gen 2 Ports  1 x USB 3.2 Gen 2 Type C (PD5V/3A)  2 x RJ45 GbE LAN Ports  1 x HDMI 2.0b  2 x DP 1.4a  1 x DP 1.4 (Type C)
Temperature	Operating: 0°C to 60°C Storage: -40°C to 80°C
Humidity	0% - 90% relatively, non-condensing, operating
Power Consumption	Typical: 4.96A at +12V, Intel® i7-1185G7E, DDR4 3200MHz 32GB x 2 Maximum: 7.32A at +12V, Intel® i7-1185G7E, DDR4 3200MHz 32GB x 2
Watchdog Timer	255 Level
MTBF (Hrs)	329,884
EMI/EMS	CE/FCC class A

# 2.3 Jumpers and Connectors Location




Figure 2.2: Jumpers and Connectors Location- Board Top




Figure 2.3: Jumpers and Connectors Location- Board Bottom

## 3.1 System Test and Initialization

The board uses certain routines to perform testing and initialization during the boot up sequence. Ifan error, fatal or non-fatal, is encountered, the module will output a few short beeps or display an error message. The module can usually continue the boot up sequence with non-fatal errors.

The system configuration verification routines check the current system configuration against the values stored in the CMOS memory and BIOS NVRAM. If a system configuration is not found or an erroris detected, the module will load the default configuration and reboot automatically.

There are four situations in which you will eed to setup system configuration:

- 1. You are starting your system for the first time
- 2. You have changed the hardware attached to your system
- 3. The system configuration was restt by the Clear-CMOS jumper
- 4. The CMOS memory has lost power and the configuration information has been erased.

The system CMOS memory has an integral lithium battery backup for data retention.

You will need to replace the battery unit when it runs down.

## 3.2 AMI BIOS Setup

The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurati ons., which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off.

To enter B1OS Setup, press <Del> or <ESC> immediately while your computer is powering up.

The function for each interface can be found below.

**Main** - Date and time can be set here. Press <Tab> to switch between date elements


Advanced -Access advanced hardware settings and Hardware Monitor

Chipset- Chipset settings and options


**Security** -Set admin and user passwords, access secure boot options

**Boot**-Boot options including 8BS priority and Quiet Boot options **Save & Exit** --Save your changes and ext the program

## 3.3 Setup Submenu: Main



## 3.4 Setup Submenu: Advanced



In-Band ECC Support	Disabled	
	Enabled	Optimal Default; Failsafe Default
Enable/Disabled In-Band	ECC Support	
n-Band ECC Error	Enabled	
Injection	Disabled	Optimal Default, Failsafe Defaul
By enabling this Error Injection all Enabling Error Injection all System to inject IBECC err	ction feature, the u lows attackers who ors that can cause	iser acknowledges the security risks.  have access to the Host Operating unintended memory corruption and
By enabling this Error Injection al Enabling Error Injection al System to inject IBECC err enable the leak of security	ction feature, the u lows attackers who ors that can cause	iser acknowledges the security risks.  have access to the Host Operating unintended memory corruption and
By enabling this Error Injection all Enabling Error Injection all System to inject IBECC err	ction feature, the u lows attackers who ors that can cause data in the BIOSs	iser acknowledges the security risks.  have access to the Host Operating unintended memory corruption and
By enabling this Error Injection all Enabling Error Injection all System to inject IBECC errorable the leak of security In-Band ECC Operation	ction feature, the u lows attackers who ors that can cause data in the BIOSs	iser acknowledges the security risks.  have access to the Host Operating unintended memory corruption and


Options Summary			
IBECC Protect Region 0-7	Disabled	Optimal Default, Failsafe Default	
	Enabled		
Enabled Enable/Disabled In-Band ECC for Region 0-7			

Note: In-Band ECC Support availability depends on CPU.

## 3.4.1 Graphics Configuration



## 3.4.1.1 LVDS Panel Configuration



Options Summary				
LVDS/eDP	Disabled	Optimal Default, Failsafe Default		
	Enabled	·		
Enable/Disabled this panel.				
LVDS Panel Type	640X480@60HZ			
	800X480@60HZ			
	800X600@60HZ			
	1024X600@60HZ			
	1024X768@60HZ	Optimal Default, Failsafe Default		
	1280X768@60HZ			
	1280X800@60HZ			
	1280X1024@60HZ			
	1366X768@60HZ			
	1440X900@60HZ			
	1600X1200@60HZ			
	1920X1080@60HZ			
	1920X1200@60HZ			

setup item.	9	ce by selecting the appropriate
Color Depth	18-bit	Optimal Default, Failsafe Default
	24-bit	Contra Delada, Falsa Delada
	36-bit	FI
	48-bit	
Select panel type	4 33.77	
Backlight Mode	BIOS & Application	
	Windows Slider	Optimal Default, Failsafe Default
Select backlight control s	ignal type	
Backlight Type	Normal	Optimal Default, Failsafe Default
TOTAL STREET	Inverted	
Select backlight control s	ignal type	
Backlight Level	0%	3
	10%	7
	20%	*
	30%	*
	40%	
	50%	<b>4</b>
	60%	
	70%	
	80%	Optimal Default, Failsafe Default
	90%	
	100%	
Select backlight control le	evel	~
Backlight PWM Freq	100Hz	296
	200Hz	20
	220Hz	Optimal Default, Failsafe Default
	500Hz	
	1.1KHz	*
	2.2KHz	*
	6.5KHz	*
Select PWM frequency o	f backlight control signa	
Swing Level	150mV	
	200mV	
	250mV	
	300mV	Optimal Default, Failsafe Default
	350mV	
	400mV	

Options Summary		
Swing Level	450mV	
Select Swing Level		
Center Spreading Depth	no spreading	Optimal Default, Failsafe Default
	0.5%	
	1.0%	
	1.5%	
	2.0%	
	2.5%	
Select Center Spreading De	epth	

Options Summary		
Platform Hierarchy	Disabled	Articles And Construent Ventor-House No. 201-1000 Feb.
	Enabled	Optimal Default, Failsafe Default
Enable or disable Platform H	lierarchy	
Storage Hierarchy	Disabled	
	Enabled	Optimal Default, Failsafe Default
Enable or Disable Storage H	ierarchy	
Endorsement Hierarchy	Disabled	3
And Chetrophylic Common North April Chetrol (€ c	Enabled	Optimal Default, Failsafe Default
Enable or Disable Endorsem	ent Hierarchy	*
TPM2.0 UEFI Spec Version	TCG_1_2	
	TCG_2	Optimal Default, Failsafe Default
Select the TCG2 Spec Versio	n Support,	
TCG_1_2: Compatible mode	for Win8/Win10	
TCG_2: Support new TCG2 p	rotocol and event	format for Win10 or later
Physical Presence Spec	1.2	
Version	1.3	Optimal Default, Failsafe Default

### 3.4.2 CPU Configuration



Intel (VMX) Virtualization	Disabled	
Technology	Enabled	Optimal Default, Failsafe Default
When enabled, a VMM car Vanderpool Technology.	utilize the additi	onal hardware capabilities provided by
Intel(R) SpeedStep(tm)	Disabled	
11.55 3000000 5 11000000 3	Enabled	Optimal Default, Failsafe Default
Allows more than two freq	uency ranges to b	e supported.
Turbo Mode	Disabled	

#### 3.4.3 Memory Configuration




## 3.4.4 Hardware Monitor



Options Summary		
Smart Fan	Disabled	
	Enabled	Optimal Default; Failsafe Default
Enable or Disable Smart Fan		

## 3.4.4.1 Smart Fan Mode Configuration

## Auto Duty Cycle Mode



FAN1 Output Mode	Output PWM mode (push pull)	
	Linear Fan Application	
	Output PWM mode (open drain)	Optimal Default, Failsafe Default
		The state of the s
	peed by fan's power termin 4-wire fans.	fans.\nLinear fan application circui nal.\nOutput: PWM mode (open
to control 3-wire fan s drain) to control Intel	peed by fan's power termin	fans.\nLinear fan application circuit nal.\nOutput PWM mode (open Optimal Default, Failsafe Default
to control 3-wire fan s drain) to control Intel Fan 1 Smart Fan	peed by fan's power termin 4-wire fans. Manual Duty Mode Auto Duty-Cycle Mode	nal.\nOutput PWM mode (open
to control 3-wire fan s drain) to control Intel Fan 1 Smart Fan Control	peed by fan's power termin 4-wire fans. Manual Duty Mode Auto Duty-Cycle Mode	nal.\nOutput PWM mode (open
to control 3-wire fan s drain) to control Intel Fan 1 Smart Fan Control Smart Fan Mode Selec	peed by fan's power termin 4-wire fans. Manual Duty Mode Auto Duty-Cycle Mode t	nal.\nOutput PWM mode (open Optimal Default, Failsafe Default


Options Summary	1
Duty Cycle	Auto fan speed control. Fan speed will follow different
Temperature	temperature by different duty cycle 1-100

#### Manual Duty Mode




# Manual Duty Mode 60 Optimal Default, Failsafe Default Manual mode fan control, user can write expected duty cycle (PWM fan type) 1-100

## 3.4.5 PCH-FW Configuration




3.4.5.1 Firmware Update Configuration



Options Summary		
Me FW Image Re-Flash	Disabled	Optimal Default, Failsafe Default
197	Enabled	
Enable/Disable Me FW Im-	age Re-Flash funct	ion.
FW Update	Disabled	
record attached	Enabled	Optimal Default, Failsafe Default

### 3.4.6 Power Management



Options Summary		
Power Mode	ATX Type	Optimal Default, Failsafe Default
	AT Type	
Select system power mode		•
Restore AC Power Loss	Last State	Optimal Default, Failsafe Default
	Always On	15
	Always Off	
IO Restore AC power Loss		*
RTC wake system from S5	Disable	Optimal Default, Failsafe Default
	Fixed Time	18
	Dynamic Time	
	Bypass	

Fixed Time: System will wake on the hr::min::sec specified./n Dynamic Time: System will wake on the current time + Increase minute(s)./n Bypass: BIOS will not control RTC wake function during system shutdown

#### 3.4.7 BIOS Robot




Sends watch dog before	Disabled	Optimal Default, Failsafe Default
BIOS POST	Enabled	
	lear WDT on com	right after power on, before BIOS start pletion of POST. WDT will reset system per counts down to zero.
POST Timer (second)	30	Optimal Default, Failsafe Default
		unless clearing BIOS settings. More
than twice the normal POS	T time is suggeste	ed.
		The responsibility of the second of the seco

OS Timer (minute)	3	Optimal Default, Failsafe Default
Timer count set to Watch	Dog Timer for OS I	loading.
Delayed POST (PEI phase)	Disabled	Optimal Default, Failsafe Default
	Enabled	
	able power or star	OST, right after power on. This allows tafter system is physically warmed -up og'.
Delayed time (second)	10	Optimal Default, Failsafe Default
Period of time for Robot t	o hold BIOS from P	OST.
Delayed POST (DXE	Disabled	Optimal Default, Failsafe Default
phase)	Enabled	
start with stable power or	start after system i	전 [M. C. (1) (B. M. M. (2) (B. C. (1) (B. M. (1) (B. M
Note: Robot does this after		
Delayed time (second)	10	Optimal Default, Failsafe Default
		(1)
Period of time for Robot t	THE PARTY OF THE P	The second secon
	Disabled	Optimal Default, Failsafe Default
Period of time for Robot t	THE PARTY OF THE P	I and the second of the second
Period of time for Robot to Reset system once	Disabled Enabled stem for one time of	Optimal Default, Failsafe Default on each boot. This will send a soft or
Period of time for Robot to Reset system once Enabled - Robot resets sys	Disabled Enabled stem for one time of	Optimal Default, Failsafe Default on each boot. This will send a soft or

## **3.4.7.1** Device Detecting Configuration

## Action: Rest System



Options Summary	18	à.
Action	Reset System	Optimal Default, Failsafe Default
	Hold System	
Select action that robot	should do.	•
Soft or hard reset	Soft	Optimal Default, Failsafe Default
Section and the section of the secti	Hard	(A)
Select reset type robot	should send on each boo	ot.
Retry-Count	3	Optimal Default, Failsafe Default
Fill retry counter here. Fill system continue its PO		most counter times, and then let
At time	After show logo	Optimal Default, Failsafe Default
	Before show logo	·
almost ready.	ot will do action after logo	o is displayed. System devices are pefore logo, but some devices may

## Action: Hold System



Options Summary	2	
Action	Reset System	Optimal Default, Failsafe Default
	Hold System	Ĺ.
Select action that robo	t should do.	
Holding time out (second)	10	Optimal Default, Failsafe Default
Fill hold time out here. then let system continu		longer then time-out value, and
At time	After show logo	Optimal Default, Failsafe Default
	Before show logo	
almost ready.	ot will do actoin after logo	is displayed. System devices are efore logo, but some devices may

3.4.7.1.1 Device# Detecting Configuration

## Interface: Disabled



Options Summary		
Interface	Disabled	Optimal Default, Failsafe Default
	PCI	
	DIO	
	SMBUS	
	Legacy I/O	
	Super I/O	
	MMIO	
Select interface robot	should use to communic	cate with device.

#### Interface: PCI

Robot detects device with Interface		robot should check for device Present – device is detected
Interface		TELESCOT - DEVICE IS DETECTED
	[PCI]	According to register - Robot
BUS	0	read register according to
Device	0	configuration.
Function	0	Note: Device will be
		considered 'Present' by Robot
Expecting		when data read from device is
Device	[is not]	not 0xFF.
	[Specifled register data]	
Register data is	Ibitwise equal tol	++: Select Screen
Register offset	0	†∔: Select Item
Bit offset	0	Enter: Select
Bit value	[Lou]	+/−: Change Opt.
		Fi: General Help
		F2: Previous Values
		F3: Optimized Defaults
		F4: Save & Exit
		ESC: Exit

<b>Options Summary</b>	T	
BUS	0	Optimal Default, Failsafe Default
Fill BUS number to	a PCI device, in hexadecimal	l. Range: 0 - FF
Device	0	Optimal Default, Failsafe Default
Fill DEVICE number	to a PCI device, in hexadeci	mal. Range: 0 - FF
Function	0	Optimal Default, Failsafe Default
Fill FUNCTION num	ber to a PCI device, in hexac	decimal. Range: 0 - FF
Device	is	
	Is not	Optimal Default, Failsafe Default
Select that robot sh	nould or should not do action	n if condition met.
In condition	Present	Optimal Default, Failsafe Default
	Specified register data	

Select the condition that robot should check for device.

Present - device is detected

According to register - Robot read register according to configuration.

**Note**: Device will be considered 'Present' by Robot, when data read from device is not 0xFF.


Register data is	bitwise equal to	Optimal Default, Failsafe Default
	bytewise equal to	
	bytewise lesser than	0
	bytewise larger than	1
Select how robot sho below.	uld compare data read fro	om register, to a value configured
Register offset	0	Optimal Default, Failsafe Default
Fill register offset (or	index) for robot to read, in	hexadecimal. Range: 0 - FF
Bit offset	0	Optimal Default, Failsafe Default
Fill hit offset for regis	ter, for robot to compare v	vith bit value.
in on onser for regis	3.00	Optimal Default, Failsafe Default
Bit value	Low	Optimal Delault, Talisale Delault
7.472(1)	Low High	Optimal Delault, Talisale Delault
Bit value		

Interface: DIO



Device	is	
	Is not	Optimal Default, Failsafe Default
Select that robot should	d or should not do a	action if condition met.
DIO pin number	DIO1	Optimal Default, Failsafe Default
5/4	DIO*	
Fill DIO pin number, 0 -		
Fill DIO pin number. 0 - For COM express prod Device		
For COM express prod	uct: 0-3 - GPI0-3, 4-	
For COM express prod	uct: 0-3 - GPI0-3, 4- is Is not	7 - GPO0-3 Optimal Default, Failsafe Default
For COM express prod Device	uct: 0-3 - GPI0-3, 4- is Is not	7 - GPO0-3 Optimal Default, Failsafe Default

#### Interface: SMBUS



SMBUS Slave Address	0	Optimal Default, Failsafe Default
Fill slave address to a SI	MBUS device, in hexadecii	mal. Range: 0 - FF
Device	is	
	Is not	Optimal Default, Failsafe Default
Select that robot should	or should not do action	if condition met.
In condition	Present	Optimal Default, Failsafe Default
THE CONDICION	1 TOOCHE	optimal perdate, railbare perdate
Select the condition tha Present - device is dete	Specified register data t robot should check for cted	device.
Select the condition tha Present - device is dete According to register - <b>Note</b> : Device will be cor	Specified register data t robot should check for cted Robot read register accor	device.
Select the condition tha Present - device is dete According to register -	Specified register data t robot should check for cted Robot read register accor	device.  ding to configuration.  ot, when data read from device is
Select the condition that Present - device is dete According to register - Note: Device will be con not 0xFF.	Specified register data t robot should check for cted Robot read register accor asidered 'Present' by Rob	device. ding to configuration.
Select the condition that Present - device is dete According to register - Note: Device will be con not 0xFF.	Specified register data t robot should check for cted Robot read register accor nsidered 'Present' by Rob bitwise equal to	device.  ding to configuration.  ot, when data read from device is

Options Summary		
Register offset	0	Optimal Default, Failsafe Default
Fill register offset (or	index) for robot to	read, in hexadecimal. Range: 0 - FF
Bit offset	0	Optimal Default, Failsafe Default
Fill bit offset for regi	ster, for robot to con	npare with bit value.
Bit value	Low	Optimal Default, Failsafe Default
	High	
Fill bit value for robo	ot to compare registe	er-bit with specified offset.
Byte value	0	Optimal Default, Failsafe Default
Fill a byte value for r Range: 0 - FF	obot to compare re	gister data with, in hexadecimal.


## Interface: Legacy I/O

Advanced		
Device #1 detecting configuration		Select interface robot should use to communicate with device
Robot detects device with		
I/D Address	0	
Expecting		
Device	[is not]	
In condition	[Specified register data]	
Register data is	Ibitwise equal tol	
Bit offset	0	
Bit value	[Lou]	##: Select Screen
		14: Select Item
		Enter: Select +/-: Change Opt.
		Fi: General Help
		F2: Previous Values
		F3: Optimized Defaults
		F4: Save & Exit
		ESC: Exit

I/O Address	0	Optimal Default, Failsafe Default
Fill I/O address device	e is responding to. Range: 0	)~FFFF
Device	is	
	Is not	Optimal Default, Failsafe Default
Select that robot sho	ould or should not do action	if condition met.
In condition	Present	Optimal Default, Failsafe Default
In condition	riesenic	Spell for Deladicy Fallbare Deladic
Select the condition Present - device is d According to registe	Specified register data that robot should check for etected r - Robot read register accor	device.
Select the condition Present - device is d According to registe <b>Note</b> : Device will be	Specified register data that robot should check for etected r - Robot read register accor	device.
Select the condition Present - device is d According to registe	Specified register data that robot should check for etected r - Robot read register accor	device. rding to configuration. oot, when data read from device is
Select the condition Present - device is d According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register accor considered 'Present' by Rob	device.
Select the condition Present - device is d According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register according considered 'Present' by Robot bitwise equal to	device. rding to configuration. oot, when data read from device is

Bit offset	0	Optimal Default, Failsafe Default
Fill bit offset for re-	gister, for robot to com	pare with bit value.
Bit value	Low	Optimal Default, Failsafe Default
	High	
Fill bit value for ro	bot to compare registe	r-bit with specified offset.
Byte value	0	Optimal Default, Failsafe Default


### Interface: Super I/O



Super I/O LDN	0	Optimal Default, Failsafe Default
Fill LDN number to a	Super I/O device. Range: 0	)~FF
Device	is	
	Is not	Optimal Default, Failsafe Default
Select that robot sho	ould or should not do action	if condition met.
In condition	Present	Optimal Default, Failsafe Default
TH CONDICION	Present	opening berault randare belaun
Select the condition Present - device is d According to registe	Specified register data that robot should check for etected r - Robot read register acco	device. rding to configuration.
Select the condition Present - device is d According to registe	Specified register data that robot should check for etected r - Robot read register acco	device.
Select the condition Present - device is do According to registe <b>Note</b> : Device will be	Specified register data that robot should check for etected r - Robot read register acco	device.  rding to configuration.  pot, when data read from device is
Select the condition Present - device is de According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register accor considered 'Present' by Rob	device. rding to configuration.
Select the condition Present - device is de According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register acco- considered 'Present' by Rob bitwise equal to	device.  rding to configuration.  pot, when data read from device is

<b>Options Summary</b>	10	21
Register offset	0	Optimal Default, Failsafe Default
Fill register offset (or	index) for robot to r	read, in hexadecimal. Range: 0 - FF
Bit offset	0	Optimal Default, Failsafe Default
Fill bit offset for reg	ster, for robot to com	pare with bit value.
Bit value	Low	Optimal Default, Failsafe Default
	High	
Fill bit value for rob	ot to compare registe	er-bit with specified offset.
Byte value	0	Optimal Default, Failsafe Default
Fill a byte value for Range: 0 - FF	robot to compare reg	gister data with, in hexadecimal.

#### Interface: MMIO



MMIO Address	0	Optimal Default, Failsafe Default
Fill Memory Mapped	I I/O address device is respo	onding to: Range: 0~FFFFFFF
Device	is	
	Is not	Optimal Default, Failsafe Defaul
Select that robot sho	ould or should not do action	if condition met.
In condition	D	Optimal Default, Failsafe Defaul
In condition	Present	Optimal Delault, Talisale Delaul
Select the condition Present - device is de According to registe	Specified register data that robot should check for etected r - Robot read register accor	device. rding to configuration.
Select the condition Present - device is de According to registe <b>Note</b> : Device will be	Specified register data that robot should check for etected r - Robot read register accor	device.
Select the condition Present - device is de According to registe	Specified register data that robot should check for etected r - Robot read register accor	device. rding to configuration. oot, when data read from device is
Select the condition Present - device is de According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register accor considered 'Present' by Rob	device. rding to configuration.
Select the condition Present - device is de According to registe <b>Note</b> : Device will be not 0xFF.	Specified register data that robot should check for etected r - Robot read register accor considered 'Present' by Rob bitwise equal to	device. rding to configuration. oot, when data read from device is


Bit offset	0	Optimal Default, Failsafe Default
Fill bit offset for reg	gister, for robot to com	pare with bit value.
Bit value	Low	Optimal Default, Failsafe Default
	High	
Fill bit value for rol	oot to compare registe	r-bit with specified offset.
Byte value	0	Optimal Default, Failsafe Default

### 3.4.8 TSN GBE Configuration



PCH TSN LAN	Enabled	Optimal Default, Failsafe Default
Controller	Disabled	
Enable/Disable TSN LA	N	
Enable Timed TSN	Disabled	Optimal Default, Failsafe Default
PCS	Enabled	
Enable/Disable TSN PC	S. When enabled, TSN PC	S device will appear in ACPI table
PCH TSN Multi-Vc	Disabled	Optimal Default, Failsafe Default
	Enabled	
Enable/Disable PCHTS	N Multi Virtual Channels	it.
PCH TSN Port #1 Link	RefClk 24Mhz 2.5Gbps	
Speed	RefClk 24Mhz 1Gbps	Optimal Default, Failsafe Default
	RefClk 38.4Mhz	
	2.5Gbps	
	RefClk 38.4Mhz 1Gbps	- Company of the Comp

# 3.5 Setup Submenu: System I/O




#### 3.5.1 PCI Express Configuration



Options Summary			
PCI Express Root Port 5	Enabled	Optimal Default, Failsafe Default	
(CN12) / Port11	Disabled		
Control the PCI Express Ro	ot Port.		
PCIe Speed	Auto	Optimal Default, Failsafe Default	
	Gen1		
	Gen2		
	Gen3		
Control the PCI Express Speed			

#### 3.5.2 Storage Configuration



Options Summary		
SATA Controller(s)	Disabled	
3,532	Enabled	Optimal Default, Failsafe Default
Enable/Disable SATA De	vice.	
Port 0/1	Disabled	
	Enabled	Optimal Default, Failsafe Default
Enable or Disable SATA	Port	12 20
Hot Plug	Disabled	Optimal Default, Failsafe Default
	Enabled	

#### 3.5.2.1 NVME Configuration




#### 3.5.3 HD Audio Subsystem Configuration Settings



Options Summary		
HD Audio	Disabled	
	Enabled	Optimal Default, Failsafe Default
Control Detection of the HD-Audio device.		
Disabled = HDA will be unconditionally disabled		
Enabled = HDA will be un	conditionally enabled.	

#### 3.5.4 Digital IO Port Configuration




Options Summary		
DIO Port #	Output	
	Input	
Set DIO as Input or Output		
Output Level	High	Optimal Default, Failsafe Default
	Low	
Set output level when DIO	pin is output	

#### 3.5.5 Legacy Logical Devices Configuration



#### 3.5.5.1 Serial Port1 Configuration



Use This Device	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable th	is Logical Device.	
Possible:	Use Automatic Settings	Optimal Default, Failsafe Default
	10=3F8h; IRQ=4	,
	IO=2F8h; IRQ=3	
		187
Allows user to chang This Setup Page afte		New settings will be reflected on
		New settings will be reflected on Optimal Default, Failsafe Default
This Setup Page afte	r System restarts.	

3.5.5.2 Serial Port2 Configuration



Options Summary		4
Use This Device	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable th	is Logical Device.	
Possible:	Use Automatic Settings	Optimal Default, Failsafe Default
	IO=2F8h; IRQ=3	- 31-
	10=3F8h; IRQ=4	
Allows user to chang This Setup Page afte		New settings will be reflected on
Mode	RS232	Optimal Default, Failsafe Default
	RS422	
	RS485	8
UART RS232, 422, 44	35 selection	₹c

3.5.5.3 Serial Port3 Configuration




Options Summary	40	4
Use This Device	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable th	is Logical Device.	
Possible:	Use Automatic Settings	Optimal Default, Failsafe Default
	IO=3E8h; IRQ=11	
	IO=2E8h; IRQ=11	
Allows user to chang This Setup Page afte		New settings will be reflected on
Mode	RS232	Optimal Default, Failsafe Default
	RS422	
	RS485	
UARTRS232, 422, 4	35 selection	de:

3.5.5.4 Serial Port4 Configuration



Options Summary	a.	Dr.
Use This Device	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable th	is Logical Device.	40 - 30
Possible:	Use Automatic Settings	Optimal Default, Failsafe Default
	IO=2E8h; IRQ=11	**
	IO=3E8h; IRQ=11	
Allows user to chang This Setup Page afte		New settings will be reflected on
Mode	RS232	Optimal Default, Failsafe Default
	RS422	
	RS485	
UARTRS232, 422, 4	85 selection	to the

### 3.5.6 Legacy Logical Devices Configuration



Options Summary		
Console Redirection	Disabled	Optimal Default, Failsafe Default
	Enabled	
Console Redirection Enable	or Disable.	
Console Redirection EMS	Disabled	Optimal Default, Failsafe Default
	Enabled	
Console Redirection Enable	or Disable.	

#### 3.5.6.1 Console Redirection Settings



Terminal Type	VT100	
	VT100+	
	VT-UTF8	
	ANSI	Optimal Default, Failsafe Default
	r, function keys, etc. V	F100: ASCII char set. VT100+: Extends F-UTF8: Uses UTF8 encoding to map
Bits Per second	9600	
	19200	
	38400	10
	38400 57600	
		Optimal Default, Failsafe Default
	57600 115200 smission speed. The sp	peed must be matched on the other
Selects serial port tran side. Long or noisy line <b>Data Bits</b>	57600 115200 smission speed. The sp	peed must be matched on the other

Parity	None	Optimal Default, Failsafe Default
,	Even	
	Odd	*
	Mark	1
	Space	*
A parity bit can be sent y		detect some transmission errors. Even:
parity bit is 0 if the num of	of 1's in the data bits	is even. Odd: parity bit is 0 if num of 1's ways 1. Space: Parity bit is always 0.
Mark and Space Parity do additional data bit.	o not allow for error	detection. They can be used as an
Stop Bits	1	Optimal Default, Failsafe Default
12	2	
Stop bits indicate the end	d of a serial data pa	cket. (A start bit indicates the
		. Communication with slow devices may
require more than 1 stop	bit.	7
Flow Control		
Flow Control	None	
Flow control can prevent receiving buffers are full,	Hardware RTS/0 data loss from buffe a 'stop' signal can b	CTS er overflow. When sending data, if the se sent to stop the data flow. Once the
Flow control can prevent receiving buffers are full,	Hardware RTS/0 data loss from buffe a 'stop' signal can b t' signal can be sent	er overflow. When sending data, if the be sent to stop the data flow. Once the to re-start the flow. Hardware flow
Flow control can prevent receiving buffers are full, buffers are empty, a 'star	Hardware RTS/0 data loss from buffe a 'stop' signal can b t' signal can be sent	er overflow. When sending data, if the be sent to stop the data flow. Once the to re-start the flow. Hardware flow
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key	Hardware RTS/0 data loss from buffe a 'stop' signal can b t' signal can be sent send start/stop sign	er overflow. When sending data, if the be sent to stop the data flow. Once the to re-start the flow. Hardware flow nals.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key	Hardware RTS/0 data loss from buffe a 'stop' signal can b t' signal can be sent send start/stop sign Disabled Enabled	er overflow. When sending data, if the be sent to stop the data flow. Once the to re-start the flow. Hardware flow nals.  Optimal Default, Fallsafe Default
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support	Hardware RTS/0 data loss from buffe a 'stop' signal can b t' signal can be sent send start/stop sign Disabled Enabled	er overflow. When sending data, if the person to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin	Hardware RTS/0 data loss from buffe a 'stop' signal can be t' signal can be sent send start/stop sign Disabled Enabled ation Key Support for	er overflow. When sending data, if the persent to stop the data flow. Once the core-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop sign Disabled Enabled ation Key Support for Disabled Enabled Enabled Enabled	er overflow. When sending data, if the be sent to stop the data flow. Once the to re-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop sign Disabled Enabled ation Key Support for Disabled Enabled Enabled Enabled	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nais.  Optimal Default, Failsafe Default or ANSI/VT100 terminals.  Optimal Default, Failsafe Default
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode	Hardware RTS/0 data loss from buffa a 'stop' signal can be send start/stop sign Disabled Enabled ation Key Support for Disabled Enabled Enabled Only text will be sen	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals.  Optimal Default, Failsafe Default this is to capture Terminal data.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode  With this mode enabled Resolution 100x31	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop signal can be sent send start/stop signal Disabled Enabled Enabled Enabled Only text will be sent Disabled Enabled Enabled	er overflow. When sending data, if the persent to stop the data flow. Once the core-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode With this mode enabled Resolution 100x31 Enables or disables exter	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop signal can be sent send start/stop signal Disabled Enabled Enabled Enabled Only text will be sent Disabled Enabled Enabled	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default this is to capture Terminal data.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode With this mode enabled Resolution 100x31 Enables or disables exter	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop signal bisabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled Only text will be send Disabled Enabled Enabled Enabled Only text will be send Disabled Enabled	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default this is to capture Terminal data.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode  With this mode enabled Resolution 100x31  Enables or disables exter	Hardware RTS/0 data loss from buffe a 'stop' signal can be sent send start/stop sign Disabled Enabled ation Key Support for Disabled Enabled only text will be sent Disabled Enabled only text will be sent Disabled Enabled	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default this is to capture Terminal data.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode  With this mode enabled Resolution 100x31  Enables or disables exter	Hardware RTS/0 data loss from buffa a 'stop' signal can be t' signal can be sent send start/stop sign Disabled Enabled ation Key Support for Disabled Enabled Only text will be sent Disabled Enabled Enabled USABLE	er overflow. When sending data, if the persent to stop the data flow. Once the tore-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default this is to capture Terminal data.
Flow control can prevent receiving buffers are full, buffers are empty, a 'star control uses two wires to VT-UTF8 Combo Key Support Enable VT-UTF8 Combin Recorder Mode	Hardware RTS/0 data loss from buffe a 'stop' signal can be send start/stop signal can be sent send start/stop signal can be sent send start/stop signal can be sent send start/stop signal Disabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled UNUX VT100 UNUX XTERMR6	er overflow. When sending data, if the persent to stop the data flow. Once the core-start the flow. Hardware flow nals.  Optimal Default, Failsafe Default or ANSI/VT100 terminals  Optimal Default, Failsafe Default this is to capture Terminal data.  Optimal Default, Failsafe Default

### 3.5.7 PCH-IO Configuration



Options Summary		
MiniCard Slot Function	SATA	Optimal Default, Failsafe Default
	PCle	2
Select function enabled fo	r Full size MiniCa	rd Slot (CN10)

# 3.6 Setup Submenu: Security



#### Change User/Administrator Password

You can set an Administrator Password or User Password. An Administrator Password must be set before you can set a User Password. The password will be required during boot up, or when the user enters the Setup utility. A User Password does not provide access to many of the features in the Setup utility.

Select the password you wish to set, and press Enter. In the dialog box, enter your password (must be between 3 and 20 letters or numbers). Press Enter and retype your password to confirm. Press Enter again to set the password.

#### Removing the Password

Select the password you want to remove and enter the current password. At the next dialog box press Enter to disable password protection.

### 3.6.1 Trusted Computing



Security Device Support	Disable	
	Enable	Optimal Default, Failsafe Default
Enables or Disables BIOS s O.S. will not show Security available.		device. otocoland INTIA interface will not be
SHA-1 PCR Bank	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable SHA-1P	CR Bank	***
SHA256 PCR Bank	Disable	
	Enable	Optimal Default, Failsafe Default
Enable or Disable SHA256	PCR Bank	- Control of the Cont
Pending Operation	None	Optimal Default, Failsafe Default
	TPM Clear	


Platform Hierarchy	Disabled	
i i	Enabled	Optimal Default, Failsafe Default
Enable or disable Platform	Hierarchy	
Storage Hierarchy	Disabled	
	Enabled	Optimal Default, Failsafe Default
Enable or Disable Storage I	Hierarchy	40
Endorsement Hierarchy	Disabled	
PORT-PORTO DE PROPIOS AVENDAS DE ESTAS. A	Enabled	Optimal Default, Failsafe Default
Enable or Disable Endorser	nent Hierarchy	
TPM2.0 UEFI Spec Version	TCG_1_2	
	TCG_2	Optimal Default, Failsafe Default
Select the TCG2 Spec Version TCG_1_2: the Compatible on TCG_2: Support new TCG2	ode for Win8/Win	n10 nt format for Win10 or later
Physical Presence Spec	1.2	-
Version	1.3	Optimal Default, Failsafe Default

#### 3.6.2 Secure Boot



Options Summary		
Secure Boot	Disabled	Optimal Default, Failsafe Default
	Enabled	3 Ah - 30-
		s Enabled, Platform Key (PK) is enrolled change requires platform reset
Secure Boot Mode	Custom	Optimal Default, Failsafe Default
	Standard	* - A
Secure Boot mode option		s can be configured by a physically
present user without full	7 700 259 775	s can be contigued by a physically
2075 70800	7 700 259 775	s considered by a physically
present user without full Restore Factory Keys	authentication	efault Secure Boot key databases
present user without full Restore Factory Keys	authentication	


#### 3.6.2.1 Key Management



Options Summary	And the second second	
Factory Key Provision	Disabled	Optimal Default, Failsafe Default
	Enabled	
		Enabled, Platform Key (PK) is enrolled ange requires platform reset
Restore Factory Keys	Ĭ	
Force System to User Mo	de. Install factory def	ault Secure Boot key databases
Reset To Setup Mode	- Commence of the commence of	Wall 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10
Delete all Secure Boot ke	y databases from NV	RAM
Export Secure Boot variables		
Copy NVRAM content of system device	Secure Boot variable	s to files in a root folder on a file
Enroll Efi Image		

Options Summary	+	1 to
Remove 'UEFI CA' from DB		
Device Guard ready system	n must not list 'M	icrosoft UEFI CA" Certificate in
Authorized Signature data	base (db)	
Restore DB defaults		
Restore DB variable to fact	tory defaults	
Platform Key(PK)	Details	
	Export	
	Update	
	Delete	
Key Exchange Keys	Details	
	Export	
	Update	
	Append	
	Delete	
Authorized Signatures	Details	
racioneca signatures	Export	
	Update	<del></del>
	Append	
	Delete	
Forbidden Signatures	Details	
r orpidatir orginatures	Export	<del></del>
	Update	
	Append	
	Delete	
Authorized TimeStamps	Update	
Authorized fillestamps	Append	
Os Recovery Signatures	Update	
Oskecovery signatures	Append	
Enroll Factory Defaults or I 1.Public Key Certificate: a) EFI_SIGNATURE_UST b) EFI_CERT_X509 (DER) c) EFI_CERT_RSA2048 (b d) EFI_CERT_SHAXXX 2.Authenticated UEFI Varia 3.EFI PE/COFF Image (SHA	in) ble	om a file:
Key Source: Factory, Extern	N. U.S. C. VII.	

# 3.7 Setup Submenu: Boot



Options Summary	D: 11 1	<del>- 1</del>
Quiet Boot	Disabled	
	Enabled	Optimal Default, Failsafe Default
Enables or disables sh	nowing boot logo.	200
Network Stack	Disabled	Optimal Default, Failsafe Default
	Enabled	

#### 3.7.1 BBS Priorities



# 3.8 Setup Submenu: Save & Exit



# **Chapter 4** Installation of Drivers


# 4.1 Intel® Chipset Device Software

To install the Intel® Chipset Device Software, please follow the steps below.


**Step 1.** Here is welcome page. Please make sure you save and exit all programs before install. Click **Next.** 




**Step2.** Read the license agreement. Click **Accept** to accept all of the terms of the license agreement.



**Step3.** Click **Install** to begin the installation.




**Step5.** Click **Finish** to finish installation.




### 4.2 Intel® VGA Chipset

To install the Intel® VGA Chipset, please follow the steps below.


#### Step1. Click Next.




**Step2.** Read the license agreement. Click **Yes** to accept all of the terms of the license agreement.




Step3. Click Next to continue.



**Step4.** Click **Next** to continue the program.




**Step5.** Select **Yes, I want to restart this computer now**. Click **Finish** to complete installation.




### 4.3 Realtek Audio Driver

To install the Realtek Audio Driver, please follow the steps below.

**Step1.** Select setup language you need. Click **Next** to continue.



**Step2.** Click **Finish** to complete the installation.




### 4.4 Intel® LAN Driver

To install the Intel® LAN Driver, please follow the steps below.


**Step1.** Here is welcome page. Please wait for program setup process.




**Step2.** Read the license agreement. Select **I accept the terms in the license agreement** and click **Yes** to accept all of the terms of the license agreement.




#### **Step3**. Click **Next** to continue.



#### **Step4.** Click **Install** to begin the installation.




#### **Step5.** Click **Install** to begin the installation.



# **5.1 Loosen Swing ARM screws**

Use screwdriver to loosen 6 pcs of screws at the side of the swing arm as pointed in picture below.



Note: After you have gained access to the push button extension boards, you can wire the push button extension.

# **5.2 Buttons Pin Setting**


1-1 Take out the Terminal block 20-pin x2 units.

You can carry out the female connectors on the boards and connector the wiring with PLC when it is unplugged.




1-2 Set buttons' pin as definition below to connect to specified related system functions.





CN3_20P					
1	S8_N/O contact	2	S8_N/O contact		
3	S8_N/C contact	4	S8_N/C contact		
5	S8_LED(+24V)	6	S8_LED(GND)		
7	S7_N/O contact	8	S7_N/O contact		
8	S7_N/C contact	10	S7_N/C contact		
11	S7_LED(+24V)	12	S7_LED(GND)		
13	S6_N/O contact	14	S6_N/O contact		
15	S6_N/C contact	16	S6_N/C contact		
17	S6_LED(+24V)	18	S6_LED(GND)		
19	S5_LED(+24V)	20	S5_LED(GND)		

CN4_20P					
1	S5_N/O contact	2	S5_N/O contact		
3	S5_N/C contact	4	S5_N/C contact		
5	S4_N/O contact	6	S4_N/O contact		
7	S4_N/C contact	8	S4_BN/C contact		
8	S4_LED(+24V)	10	S4_LED(GND)		
11	S3_N/O contact	12	S3_N/O contact		
13	S3_N/C contact	14	S3_N/C contact		
15	S3_LED(+24V)	16	S3_LED(GND)		
17	S2_N/O contact	18	S2_N/O contact		
19	NA	20	NA		



TB-628_For Emergency_20P				
1	NA	2	NA	
3	NA	4	NA	
5	NA	6	NA	
7	NA	8	NA	
8	NA	10	NA	
11	NA	12	NA	
13	NA	14	NA	
15	NA	16	NA	
17	S1_COM2	18	S1_NC2	
19	S1_COM1	20	S1_NC1	

1-3 SThen the female connectors are plugged into the corresponding male connectors on the boards.

### 5.3 Fix screws back

After setting, fix the 6 pcs screws back on the swing arm with screwdriver.

Note: Excessive switching voltage may cause material damage.