mPCIe with user programmable Artix-7 FPGA, AD/DA, DIO channe

SKU:
TMPE627
Fabrikant:
Tews
  • Type I/O : Analoge I/O
  • Bus Type : mPCIe

Tews Reconfigurable FPGA with AD/DA & Digital I/O PCIe Mini Card
Dit product heeft een verwachte levertijd van 1-2 weken
Details
Specificaties
Downloads

Tews mPCIe module with Xilinx XC7A50T-2 FPGA

The TMPE627 is a standard full PCI Express Mini Card, providing a user programmable Xilinx Artix-7 7A50T FPGA.

The TMPE627 provides 14 ESD-protected 5 V-tolerant TTL lines. All I/O lines are individually programmable as input or output. TTL I/O lines can be set to high, low, or tristate. Each TTL I/O line has a pull-resistor to a common programmable pull-up voltage that can be set so +3.3 V, +5 V and GND.

The 16 bit ADC offers 4 input channels that can be software configured to operate in single-ended or differential mode. It offers software selectable input voltage ranges of 0-5.12 V, 0-10 V, 0-10.24 V, ±5 V, ±5.12 V, ±10 V and ±10.24 V with a sampling rate of up to 200 ksps.

The DAC offers 4 channels of 16 bit analog outputs with software selectable output voltage ranges of 0-5 V, 0-10 V, 0-10.8 V, ±5 V, ±10 V or ±10.8 V. The output voltage range can be individually set per channel. The conversion time is typ. 10 µs and the DAC outputs are capable to drive a load of 2 Kohm, with a capacitance up to 4000 pF.

Each TMPE627 is factory calibrated. The calibration information is stored in an on board serial EEPROM unique to each TMPE627 module.

The I/O signals are accessible through a 30 pin Pico-Clasp latching connector.

The User FPGA is configured by a SPI flash. An in-circuit debugging option is available via a JTAG header for read back and real-time debugging of the FPGA design (using the Vivado ILA). With the TA308 Programming Kit direct JTAG access to the FPGA is possible, using the Xilinx Platform Cable USB.

User applications for the TMPE627 with 7A50T FPGA can be developed using the design software Vivado Design Suite HL WebPACK Edition, which can be downloaded free of charge from www.xilinx.com.

TEWS offers a well-documented basic FPGA Example Application design. It includes a constraints file with all necessary pin assignments and basic timing constraints. The example design covers the main functionalities of the TMPE627. It implements PCIe to register mapping and basic I/O. It comes as a Xilinx Vivado Design Suite project with source code and as a ready-to-download bit stream.
Specificaties
  • Belangrijkste eigenschappen
    Kenmerken• 14 ESD-protected 5 V-tolerant TTL lines
    • 16 bit ADC offers 4 input channels that can be software configured to operate in single-ended or differential mode
    • The 16 bit ADC offers 4 input channels that can be software configured to operate in single-ended or differential mode.
    • Heatsink for Thermal Management
    • Each TMPE627 is factory calibrated
  • Poorten & Interfaces
    Type I/OAnaloge I/O
  • Electrische specificaties
    Input range650 mA typical @ +3.3 Vaux, 200 mA typical @ +1.5 V
  • Omgeving specificatie
    Opslag temperatuur-40°C to +85°C
    Operating Temperatuur-40°c/+85°c
  • Certificeringen
    certificatenMTBF
    987.000 h MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: GB 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.
  • Generieke data
    FabrikantTews
    Garantie60 Maanden

Product aan uw winkelwagen toegevoegd

Bekijk winkelwagen

Product aan uw offerte aanvraag toegevoegd

Bekijk offerte aanvraag